We propose a novel 50 Mb/s optical transmitter fabricated in a 0.6 µm BiCMOS technology for automotive applications. The proposed VCSEL driver chip was designed to operate with a single supply voltage ranging from 3.0 V to 5.25 V. A fully integrated feedforward current control circuit is presented to stabilize the optical output power without any external components. The experimental results show that the optical output power can be stable within a 1.1 dB range and the extinction ratio greater than 14 dB over the automotive environmental temperature range of −40 • C to 105 • C.
Introduction
Data networks in the car are taking the form of a fiber optical network, due to its important advantages such as lower weight, higher data rates and low emission of electromagnetic interference [1] .
In this paper, we present a novel VCSEL driver that was designed to handle the hostile automotive environment. The main difficulties to overcome are the requirements of a wide environmental temperature range (from −40
• to 105
• C), and a very wide supply voltage range (from 3.0 V to 5.25 V, providing flexibility in power supply selection in cars) combined with very low-cost requirements (e.g. no external components and 5-pin package restriction). The optical transmitter consists of a driver circuit and a 850 nm VC-SEL. It has to emit a stable optical output power with a narrow tolerance to meet the optical power budget requirement of the link and to reduce the receiver dynamic range. Traditional drivers employ a photodiode that is coupled to the laser's backfacet for monitoring the optical output power, forming an automatic power control loop [2] . Although the feedback approach inherently has better long-term performance, most VCSELs do not posses a backfacet photodiode, making the use of a feedback loop difficult. In [3] , a transceiver is presented based on the flip-chip bonding of VCSEL and PIN arrays onto silicon-on-sapphire. This allows a silicon detector to monitor each VCSEL. However, the silicon-on-sapphire technology is still costly, which lim- its its use in automotive applications. A feedforward scheme including an off-chip variable resistor is proposed in [4] , but it requires an additional IO pin and is not cost-effective.
Here, pure on-chip feedforward compensation of the temperature dependence and calibration of the process dependence were used to stabilize the optical output power of the VCSEL. Figure 1 shows the required dc-current needed to maintain constant optical output power with temperature [5] . As can be seen, this curve can be approximated by a piecewise linear function. When transmitting data, the VCSEL current consists of the bias current (the applied current during transmission of a '0') and the modulation current (the difference in applied current between transmission of a '1' and a '0'). In our feedforward compensation scheme, shown in Fig. 2 , this bias current is kept constant with temperature, and characterized by the parameter Ib. The generated modulation current is piecewise linear, and can be characterized by the initial value Io, the threshold temperature T o and the temperature coefficient TC of the linear part of the modulation current. These four parameters must be chosen differently for each VCSEL, and also depend upon the process corner of each chip. Therefore, these parameters are digitally adjustable via zap cells, which are set during a calibration procedure. During the calibration procedure the parameters must be set such that the eye-safety limit (less Fig. 1 Typical VCSEL currents versus junction temperature. than −1.5 dBm to meet eye-safety class I requirements [1] ) is guaranteed over the entire life cycle of the component. Furthermore, the bias current must be sufficiently high such that jitter due to turn-on delay is minimized, while maintaining sufficient extinction ratio (greater than 6 dB) to avoid reducing receiver sensitivity. The architecture of the transmitter is shown in Fig. 3 . It consists of a buffer that converts the CMOS logic input to a differential signal, that in turn is used to control the driver itself. The bias and modulation current is generated by onchip I BIAS and I MOD current generators. Via the "Program" and "Data input" pins, the calibration settings (Cal, Ib, Io, T o, and TC) for current generators can be configured by the zapping circuits. In this way, the current generators can be adjusted to match the silicon and VCSEL process corners.
Transmitter Architecture

Circuit Description
Input Buffer
As shown in Fig. 3 the input pin has twofold roles: it is the data input for normal operating mode; and it is reused as input for the zapping circuits (Sect. 3.5) to provide an external zapping signal, which is at maximum 9 V. Therefore a protection resistor R in is put in series with the base of Q 1 for excess current limiting ( Fig. 4(a) ).
In the input buffer an emitter-coupled pair is used to convert the single-ended input signal into a differential one. The input signal, which has a 50% duty-cycle at V mid , is compared with an on-chip reference voltage V ref . If V ref is not equal to V mid , it would generate pulse width distortion in the differential output signal. As illustrated in Fig. 4(b) , the output pulse-width PW out is given as,
where PW in is the input pulse-width, V high and V low are the high and low level of the input signal, T r and T f are the rise and fall time of the input signal. Assuming the input signal has perfect pulse-width, i.e., the duty-cycle distortion is zero percent, the output duty-cycle distortion DCD out can be calculated by,
where UI is the unit interval. It is well known that biasing a VCSEL near its threshold results in a turn-on delay, which always generates a negative pulse-width distortion in the optical output signal. In order to compensate for this effect, a data signal with positive pulse-width distortion is favourable. For automotive MOST (Media Oriented Systems Transport) network applications, the maximum allowed positive pulse-width distortion added by the optical transmitter is 2% [6] , therefore a positive pulse-width predistortion of 1% is selected to leave the margin to account for the non-idealities. In our buffer the 1% pre-distortion is created by designing a voltage reference with V ref below V mid , based on Eq. (2). 
VCSEL Output Driver
To reduce costs, no external ac-coupling capacitance can be used in this design. Therefore, the VCSEL is dc-coupled to the driver (Fig. 5 ). Of major concern for any dc-coupled laser or VCSEL driver is the headroom left to drive the VC-SEL at the lowest supply voltage (i.e. 3.0 V) to drive the VCSEL. Here, this problem was solved by employing the common cathode configuration [7] , using the threshold voltage of the VCSEL itself to bias the collector voltage of the differential pair. A key problem in this design is the fact that the input common-mode voltage of the input buffer is referred to the supply voltage, which ranges from 3.0 V to 5.25 V. Hence, given the associated wide common-mode swing, this signal cannot be directly applied to the differential output pair because signals with common-mode voltage larger than V VCS EL + V sat,Q 2 will saturate the bipolar transistor Q 2 in the driver stage. Therefore, we used a pMOS differential pair (M 1 , M 2 ) to refer the common-mode voltage to ground. The common-mode voltage at the input of the driver stage is given as,
It is independent from the supply voltage (which can vary by more than 2 V), and is determined by the tail current I S S , load resistors of the pMOS differential pair (M 1 , M 2 ) and level shifter M 3 , M 4 .
Bias Current Generator
Using an on-chip bandgap reference, one can easily produce a voltage that shows little dependence upon temperature, process corners and the supply voltage. Typically, one then generates a precision current using this band-gap voltage and an external precision resistor. However, this requires an additional I/O pin and an external resistor, which is not available. As the absolute value of an on-chip resistor varies a lot with process corners (about ±30%), any current derived from a bandgap voltage and an on-chip resistor has the same process dependency as this resistor. As these process variations result in unacceptable tolerances on the emitted optical output power, they are removed via a calibration procedure. As shown in Fig. 6 a so-called process calibration cell first removes the process dependency by generating the current I cal :
where Cal [1 : 8] is an 8-bit calibration value, which can be set by the zapping circuits, and k 0 , ..., k 8 are the current mirror ratio of each branch (in our case unit ratios are used for simplicity). I CONS T is a constant-to-temperature current derived from an on-chip bandgap and an on-chip resistor. By setting the calibration value (thus the ratio K Cal ), one can calibrate the output reference current to a processindependent value. The high-swing cascode current mirrors are used here for higher output resistance and low-voltage operation [8] . After the process calibration, another stage of calibration cells with different current ratios (K Ib ) is used for setting the Ib parameter for the bias current. The final output bias current is I BIAS = K Ib I Cal = K Ib K Cal I CONS T , where K Cal and K Ib can each be set with a value from 1 to 8.
Modulation Current Generator
The piecewise linear modulation current is determined by three parameters: the initial value Io, the threshold temperature T o and the temperature coefficient TC of the linear part of the modulation current. Figure 7 shows the diagram of modulation current generator. The circuit is composed of two current generators (upper branch and lower branch), generating respectively I upper and I lower . The upper branch generates a current with the desired T o and TC settings, which are temperature dependent. The temperature information is derived from a proportional-toabsolute-temperature (PTAT) current source. The first step is to introduce the T o cross-point into I upper . This is done by subtracting a calibrated constant-to-temperature current (I CONS T ) from a PTAT current (I PT AT ) via current mirrors. The resulting current I To is given as,
where K 1 , K 2 and K 3 are the current mirror ratios, and T o is the temperature point that makes K 2 · I PT AT = K 1 · K To · I CONS T . Because the I PT AT and I CONS T have the same process dependency and K 1 , K 2 are fixed, the resulting zero cross-point T o is only dependent on K To in the first order. I To is then calibrated with the process calibration cell and TC calibration cell is used to set the temperature coefficient of the modulation current. The lower branch, which sets Io, has a similar structure as the bias current generator. Finally the upper and lower currents are added together to form the piecewise linear modulation current.
Zapping Circuit
The zapping circuit is used to set the digital calibration settings (Cal, Ib, Io, T o, and TC) used in the bias and modulation current generators. As shown in Fig. 8 , it consists of control logic and Zener cells. In each Zener cell, a Zener diode is controlled by a "selection transistor," e.g., nMOS transistors M 1 , M 2 , ... in Fig. 8 . The "selection signals" applied at the gate of the selection transistors are correspond- ing to the digital calibration settings for the transmitter.
Before a transmitter is put into operation, there is a two-step calibration procedure to compensate for the silicon and VCSEL process corners. As shown in Fig. 9 , in the first step (the configuration step), we first calculate the required calibration settings based on the algorithm described in Sect. 4, and then the "Program" and "Data input" pins are used to send user-defined configuration commands to the control logic. The control logic then drives the gates of the selection transistors using the selection signals (i.e., the calibration setting values).
In the second step (the zapping step), the voltage on the "Program" pin must exceed the Zener diode breakdown voltage. The control logic will switch on pMOS M 0 for a short time period T zap (typically several microseconds) to enable the zapping process. During this zapping process, only those Zener diodes with switched-on selections transistors will be zapped (i.e. the silicon junction is melted). After this calibration procedure, the zapped and un-zapped Zener diodes will have different resistances and so store binary information. As a result, the internal calibration settings are programmed into the chip in a non-volatile way.
Decision of Calibration Settings
The calibration settings (Cal, Ib, Io, T o, and TC) have a large impact on the transmitter performance. The values of these calibration parameters are therefore very critical. The algorithm that determines their values works as described hereafter.
First, the on-chip current generators are made process independent. Based on the measurement result of the onchip constant-to-temperature current and the target calibration result, one can easily calculate the required values for the process-calibration setting Cal (see Sect. 3.3 for details). The required range for the parameter Ib that sets the bias current can be derived from the possible range of the minimum VCSEL threshold. Indeed the bias current will be set by an amount ΔIb just above the minimum threshold current. The required accuracy on ΔIb is determined by the extinction ratio requirement. The maximum output power during a '0' is ΔIb · S E max . Hence the accuracy of Ib is limited by the minimum extinction ratio requirement,
≥ ER min (6) where P 1,min is the minimum output power of data '1,' S E max is the maximum VCSEL slope efficiency, and ER min is the minimum extinction ratio requirement (i.e., 6 dB). For the modulation current it is difficult to derive a closed-form solution due to the complexity of the piecewise linear current generation. So the values of Io, T o, and TC settings are determined experimentally. Light-current characteristics of VCSEL samples are measured and the required piecewise linear modulation current for a given VCSEL output power P out is calculated as the following equation,
where I th is the threshold current and S E is the slope efficiency of the VCSELs. Then one can fit the resulting I MOD,est to the piece-wise linear modulation current curve by using the least squares method. Assuming the fitting curve has the deviation
, and the sum of squared error (SSE) is defined as follows,
Finally, the Io, T o, and TC settings which minimize the sum of squared error are selected for the calibration.
Experimental Results
The VCSEL driver was designed in a 0.6 µm BiCMOS technology. Figure 10 is a microphotograph of the transmitter chip. The chip area is approximately 1.65 mm 2 . The VC-SEL is mounted on the metal pad in the upper right corner of the die.
The measurement setup was implemented in a chip-onboard (COB) configuration using a naked-die VCSEL. The output eye diagram generated using a 50-Mb/s NRZ PRBS pattern with a length of 2 11 − 1 is plotted in Fig. 11 . The transmitter output has a wide eye opening with a duty-cycle distortion (DCD) of +0.5% and the jitter is 1.5 ns (peak-topeak).
The bias current is measured by applying static logic "0" at the input, and the combination of bias and modulation currents is measured by applying static logic "1." Figure 12 and Fig. 13 give the bias and modulation currents as a function of temperature, as well as the measured optical output power. For three different supply voltages (3 V, 4 V, and 5.25 V), the optical output power varies within 1.1 dB over the temperature range from −40
• C to 105
• C and always remains below the eye-safety limit.
In addition, Fig. 14 shows the extinction ratios (ER) for different temperatures and supply voltages. The VCSEL is biased around its threshold current at room temperature. When the temperature goes to low and high extremes, the threshold current of VCSEL increases. As a result, the ER increases as well. The measurement shows that the ER is always greater than 14 dB over the whole temperature range.
Conclusions
A low-cost alternative optical power control scheme is proposed in this paper. Based on the proposed feedforward scheme, we have designed a VCSEL transmitter for automotive applications, in a 0.6 µm BiCMOS technology. The experimental results demonstrate that the feedforward temperature compensation works very well. The optical output power varies within 1.1 dB and extinction ratio is greater than 14 dB over the temperature range from −40
• C.
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